141 lines
3.1 KiB
C
Raw Normal View History

#pragma once
#include<hgl/TypeFunc.h>
2023-07-13 21:10:46 +08:00
#include<hgl/CompOperator.h>
namespace hgl
{
enum class SOCVendor
{
Unknow=0,
Qualcomm, ///<高通
Hisilicon, ///<海思
Samsung, ///<三星
MediaTek, ///<联发科
Unisoc, ///<展锐
Spreadtrum, ///<展讯
JLQ, ///<瓴盛
2023-07-13 00:58:57 +08:00
//Maxvell, ///<马维尔
//Broadcom, ///<博通
//TI, ///<德州仪器
2023-07-13 00:58:57 +08:00
//Rockchip, ///<瑞芯微
//Intel, ///<英特尔
//nVidia, ///<英伟达
//AMD, ///<AMD
//Google, ///<谷歌
ENUM_CLASS_RANGE(Unknow,JLQ)
};
2023-07-17 20:36:05 +08:00
enum class CpuArch
{
Unknow=0,
ARMv7, ///<ARMv7
ARMv8, ///<ARMv8
ARMv9, ///<ARMv9
MIPS,
X86_32,
X86_64,
ENUM_CLASS_RANGE(Unknow,X86_64)
};
enum class ARMArch
{
Unknow=0,
ARMv7, ///<ARMv7A
ARMv8,
ARMv8_2,
ARMv9,
ARMv9_2,
ENUM_CLASS_RANGE(Unknow,ARMv9_2)
};
union ARMCpuName
{
//如A76level为7,gen为6
//A710level为7,gen为10
struct
{
char family; ///<A或X
uint8 level; ///<级别,目前就0,1,3,5,7
uint8 gen; ///<代数
bool ae:1;
bool c:1;
};
uint32 value;
};
struct ARMCpuInfo
{
ARMCpuName name;
ARMArch arch;
bool support_32bit;
bool support_64bit;
};
const uint32 ParseARMCpuName(const char *); ///<根据字符串解晰ARM CPU名称ID
bool ParseARMCpuInfo(ARMCpuInfo *,const uint32 &cpu_name_id); ///<根据ARM CPU名字ID解晰CPU信息
enum class KryoArchLevel
{
Prime,
Gold,
Silver,
ENUM_CLASS_RANGE(Prime,Silver)
};
/**
* Kryo CPU核心信息<br>
* MHz
*/
struct KryoCpuCoreInfo
{
ARMCpuInfo arm; ///<对应的ARM处理器
uint core_count; ///<核心数量
uint base_freq; ///<基础频率
uint boost_freq; ///<最高频率
};
struct KryoCPUInfo
{
/**
* Kryo CPU
* 使6gen1/7gen1/8gen1之类601/701/801
*/
uint model;
KryoCpuCoreInfo core[size_t(KryoArchLevel::RANGE_SIZE)];
};
struct SOCModel
{
SOCVendor vendor;
2023-07-13 21:10:46 +08:00
char model[32];
public:
2023-07-17 20:36:05 +08:00
CompOperatorMemcmp(const SOCModel &);
};
/**
* SOC信息SOC厂商和主要型号
*/
2023-07-17 20:36:05 +08:00
bool ParseSOCModel(SOCModel &,const char *);
}//namespace hgl